


## Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



Pad	<u>Function</u>	Pad	<u>Function</u>	Pad	<u>Function</u>
1 2 3 4 5 6 7	Strobe Data 1 Data 2 S7 S6 S5 S4	9 10 11 12 13 14	S1 S2 S0 VSS S13 S12 S15	17 18 19 20 21 22 23	S9 S8 S11 S10 Data 3 Data 4 Inhibit
- 8	\$3	16	\$14	24	VDD

Topside Metal: Al Backside: Si

**Backside Potential: VDD** 

Mask Ref: 10076

Bond Pads (Mils): 4mils sq.

APPROVED BY:

MFG: Harris

**DIE SIZE (Mils):** 113 x 75

**THICKNESS: 20mils** 

**DATE: 3/13/00** 

P/N: CD4515BH

DG 10.1.2 Rev A 3-4-99